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ABSTRACT 
Our research comprises the manufacturing of test 
structures to characterize the metal-semiconductor 
junctions with a number of techniques and materials. 
An extensive subsequent physical and electrical testing 
of the junctions is carried out. We present our first 
results on specific silicide-to-diffusion contact 
resistance characterization using the known Scott's 
Transmission Line Model (TLM) and our approach, 
considering particular geometry, with NiSi and PtSi as 
the silicides. 
   
INTRODUCTION 
Future improvements of IC technology demand the 
introduction of many new materials i.e. for metal-
semiconductor junctions in particular and studying 
both the technology and properties of such junctions in 
a broad sense. Metal-semiconductor junctions are 
essential to any electronic system containing 
semiconductors. These junctions have always been a 
topic of research [1-3].  
The performance of MOS circuits depends strongly on 
transistor drive current. The drive current of the 
transistor is determined by the total device resistance, 
which consists of the channel resistance and the 
parasitic resistances associated with diffusions and 
contacts. As device dimensions shrink in each new 
technology generation, contact resistance scales as a 
power of the reciprocal dimensions [4]. It is expected 
that the contact resistance between silicide and 
source/drain region will dominate the total series 
resistance. This has serious consequences for current 
drive and device speed. 
The silicide must provide low contact resistance to the 
doped silicon regions. The reduction of this contact 
resistance and the corresponding specific contact 
resistance is a large issue in order to not compromise 
the device performance. Thus the ability to accurately 
measure the contact resistance is essential to contact 
process development. For this purpose, a set of test 
structures was fabricated and specific contact 
resistance was derived using the Scott model of TLM 
[5] and a correction for the current distribution. 
 
DESCRIPTION OF THE MEASUREMENT TECHNIQUES 
 
A.  Transmission Line Model 
The theoretical expression of the contact resistance 
contribution to the series source and drain resistance is 
expressed as [5]: 
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where ρc is the specific contact resistance from the 
silicide to diffusion. The diffusion layer under the 
silicide is characterized by Rs, the sheet resistance 
under the silicide, W is the transistor width and L is the 
length of the silicide contact. Lc is the transfer length 
defined as 
c cρ / sL R= . 
The current tends to stay in the silicide as long as 
possible before moving into the silicon over a distance 
corresponding to the transfer length Lc. Two limiting 
cases for the contact resistance could be expressed. 
For L >> Lc, (1) is reduced to: 
 c s
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The limit expressed by (2) corresponds to the ideal 
case when the contact contribution of the source and 
drain to the series resistance is independent of the 
silicided contact length (L). For L << Lc, (1) is reduced 
to: 
 c
cs cd
2ρR R
LW
+ =  (3) 
The limit (3) denotes the case when the contact 
resistance depends on the contact area. The extraction 
of the contact resistance contribution to the series 
source and drain resistance cannot be done using 
transistor measurements; appropriate test structures are 
necessary for contact resistance evaluation. The 
transmission line structure [5] is a useful and simple 
method to accurately describe the behavior of the 
silicide contact resistance. 
Silicide to silicon contact resistance is investigated 
using a set of dedicated test structures with silicided 
segments of varying lengths based on the Scott model 
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of the Transmission Line Model (TLM) [6]. The TLM 
structure consists of alternating silicided and 
unsilicided segments formed by using a silicide-
blocking mask (Fig. 1). 
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Fig. 1.  Example of a TLM layout structure (top view). 
The measurement technique involves forcing the 
current through the reference structure not interrupted 
by silicide segments in series with the structures 
interrupted by one, two or n silicided segments and 
measuring the voltage drop across each structure. As 
the structures have been designed to have equal 
silicided and non-silicided segments lengths, the 
difference between the reference resistance and the 
other resistances is attributed to the contact resistance 
contribution. Thus, the contact resistance of each 
structure measured experimentally is expressed as: 
 ( ) i refc meas R RR W n
−⎛= ⎜⎝ ⎠W
⎞⎟  (4) 
where Ri is the resistance of the structure interrupted 
by n silicided segments, Rref is the resistance of the 
reference structure and W is the structure width. The 
theoretical expression of the silicide-to-silicon contact 
resistance for the test structure as stated by Scott is 
given as: 
 ( ) c s cc meas 2 ρ tanh( / 2 )R L LR W=  (5) 
where ρc = LcR0W/2 is the specific contact resistance, 
Rs is the sheet resistance under the silicide, W is the 
structure width and L is the length of the silicided 
segment. Lc is the transfer length. Once more, two 
limiting cases for the contact resistance can be 
expressed, for L >> Lc equation (5) reduces to 
 ( ) c sc meas 2 ρ R 0R RW= =  (6) 
The limit expressed by (6) corresponds to low contact 
resistance thus all the current flows through the 
silicide contact. The value of R0W obtained with the 
transmission line structure using the long silicided 
segments equals to limit (2) achieved with a transistor 
with long silicided contact. For L << Lc equation (5) 
reduces to: 
 ( )c meas sLR RW=  (7) 
The limit of (7) shows the case when only a fraction of 
the current will flow in the silicided segment of the 
TLM. In the transistor all the current has to enter the 
silicide, resulting in lower drive current when L << Lc. 
By plotting (Rc)measW as a function of silicided length 
L, the contact resistance saturates for L >> Lc to the 
maximum value R0W. 
The TLM contact resistance given by the equation (5) 
can be expressed as: 
 0 c meas
c0 c meas
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Plotting ln((R0+Rc)/(R0–Rc)) as function of L allows to 
extract the transfer length Lc. Using extracted Lc and 
R0 values, the resistance of the test structure (Rc)meas 
can be plotted to fit the theoretical curve and, 
therefore, the specific contact resistance ρc can be 
calculated. 
 
B. Current direction influence 
The TLM derivation as shown in [6] requires the 
assumption of the electric current through the interface 
between the silicide and diffusion areas to be vertical. 
This corresponds to the first extreme case depicted in 
Fig. 2a. Although, using the modern method of 
growing silicide, it is known that the structures are 
built in into the diffusion area, so the assumption of 
the current to be vertical is not accurate. Considering 
the second extreme case, we can assume a horizontal 
current injection, for a better description of the 
realized structures with embedded silicide areas  
(Fig. 2c).  
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Fig. 2. Current directions for different cases of silicide formation: 
(a) Scott model; (b) realized structure; (c) first approach to 
horizontal current distribution. 
The realized structure (see the TEM image in Fig 5 
and the schematic representation in Fig 2b) can be 
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described using a resistor network depicted in Fig. 3. 
Such a network should especially be applied to the 
rounded corners of the silicide-to-diffusion transition 
regions. Using this approach, one can calculate 2D 
current distributions in different materials. The 
number of horizontal sub-layers in such a scheme (i.e. 
horizontal resistor lines; note that only two sub-layers 
are shown in Fig 3) to be varied depending on actual 
dimensions and accuracy requirements. 
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Fig. 3.  Schematic representation of the realized structure with one 
silicide fragment only (Fig. 2b); rd and r'd – are diffusion resistances, 
rs and r's – silicide resistances, rc – silicide to diffusion contact 
resistance and is ,ic, id are currents for the corresponding loops.  
In terms of the proposed loop-current model, using 
Kirchoff's laws for current and voltage and Ohm's law 
it can be shown that:   
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The loop currents do not change for the same regions 
(e.g. for all diffusion regions) due to the symmetry of 
the structure. This approach based on a variable 
resistor network will be developed in our future work. 
In this paper we will only consider the simplest case 
shown in Fig 2c.  
 
The input current I and voltage drop across the 
structure V can be measured using Rref and R1 from the 
TLM layout, which eliminates the diffusion resistance 
(rd and r'd) contribution:  
 
1 re
V
fR R RI = = −  (10) 
 
As the resistance of the diffusion area is eliminated, 
the resistor network can be simplified to the network 
depicted in Fig 4. Here we assume that the horizontal 
current distribution is uniform in the vertical direction 
inside the silicide. The current can only flow inside the 
silicide and not in the diffusion area under the silicide.  
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Fig. 4.  Schematic representation of one-silicide fragment shown in 
Fig. 2c. 
 
The silicide resistance rs can be calculated from the 
measured silicide sheet resistance rs(sheet) on the same 
wafer using one of the sheet resistance measurement 
techniques and silicide geometry factors - the length 
(L) and the width (W):  
 
s s(sheet)
Lr r W=  (11) 
 
The contact resistance rc can then be calculated from 
Ohm's law: 
 c s(2 )I r r V+ =  (12) 
 
EXPERIMENTAL RESULTS 
For the contact resistance study (100) p-type Si wafers 
were used as starting material on which active areas 
were defined by Shallow Trench Isolation. Channels 
were defined by I-line lithography and doping 
concentrations were achieved by low-dose well 
implantations B (180 keV) and P (380 keV) for the P-
well and N-well respectively. Highly Doped Drain 
(HDD) implantations were carried out for 
corresponding wells: As (20 keV) for NHDD and B 
(2keV) for PHDD. For the TLM, a silicide blocking 
layer (SiO2/Si3N4) was deposited and patterned using 
I-line lithography. The segment lengths range from 
0.05 to 3 µm and have a width of 8 µm. The smaller 
segments (0.25 µm to 50 nm) were defined with e-
beam lithography. Each of the four structures has n 
silicided segments, where n equals 1, 2, 6, 12, 15, 20, 
30, 40 and 60 (Fig. 1).  Finally, a 10-nm thick Ni layer 
or a 13-nm Pt was deposited and silicide was formed 
by either a two-step anneal (300 oC for 30 s + 470 oC 
for 30 s) for NiSi or a one-step anneal (500 oC for 30 
sec) for PtSi. In both cases the unreacted metal was 
selectively removed by wet etching.  
Silicide profiles and lengths for the smaller segments 
were verified by TEM-analysis (see e.g. Fig. 5). The 
samples were prepared by a combination of 
mechanical polishing and FIB200 technique (Focused 
Ion Beam), depositing a layer of low-temperature 
PECVD silicon nitride prior to preparation as a 
protection layer and a thin Pt layer to avoid charging. 
In the FIB equipment a 1.5 µm thick Pt layer is 
deposited on each structure to protect the sample 
during FIB milling. The TEM-analysis was performed 
on a FEI Tecnai F30ST TEM operated at 300 kV. The 
silicide profiles are in agreement with structure (b) in 
Fig. 2.  The actual segment lengths are always larger 
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than the defined ones due to lateral expansion of 
silicide, ranging from 10 to 20 nm on each side.  
 
 
 
Fig. 5.  Example of a X-section TEM image of NiSi profile for 
n=12, showing the lateral silicide formation.  
According to the Scott model the transfer length (Lc) 
value was extracted using expression (8) and the actual 
silicide lengths derived from TEM (Fig. 6). 
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Fig. 6.  ln((R0+Rc)/(R0–Rc)) as a function of silicided segment 
length. The slope equals to 1/Lc reveals Lc extraction for (a) NiSi/n-
type silicon (b) NiSi/p-type silicon (c) PtSi/n-type silicon (d) PtSi/p-
type silicon 
Using extracted Lc and R0 values, the specific contact 
resistance for NiSi is calculated to be 1.8×10-8 Ω·cm2 
(to n-type silicon) and 3.9×10-8 Ω·cm2 (to p-type 
silicon) and for PtSi is 5.3×10-8 Ω·cm2 (to n-type 
silicon) and 9.3×10-8 Ω·cm2 (to p-type silicon).  
The fit of experimental data for NiSi and PtSi with the 
Scott model for Rc (5) when the values extracted for Lc 
and R0 are implemented may be found on Fig. 7-8 
respectively.  
40
50
30
10
20
0
0 1 2 3
L /µm
R
C
W
 /Ω
µm
4
NiSi to p-type Si
NiSi to n-type Si
 
 
Fig. 7.  Contact resistance values for NiSi, measured (dots) vs. 
calculated (lines) using the Scott model  
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Fig. 8.  Comparison of the curve fit values with the measured values 
for PtSi  
The values of rs(sheet) were measured using Van der 
Pauw structures. From the equations (10)-(12), values 
of rc were extracted. The specific contact resistance 
can be calculated as a product of rc and the interface 
contact area between the silicide and diffusion regions. 
The specific contact resistance was found to be 
0.20×10-8 Ω·cm2 for NiSi (to p-type silicon) and 
0.59×10-8 Ω·cm2 for PtSi (to p-type silicon). The 
values for the n-type case are lower compared to the p-
type silicon. However, the dimensions L and W were 
not known with sufficient precision to compute a 
reliable value of specific contact resistance on n-type 
silicon.  
 
DISCUSSION & CONCLUSIONS 
The contact resistance between NiSi and PtSi and 
highly doped silicon regions (N and P) was studied 
making use of the TLM test structure. The results were 
analyzed using two methods – the Scott Model 
(assuming vertical current flow through the 
diffusion/silicide interface) and the approach modified 
for the case of a horizontal current flow through the 
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interface. Specific contact resistances obtained by the 
two methods are different. This significant difference 
is explained by different assumptions for the 
geometrical factors of the structures and consequently 
different current distributions. The Scott Model 
assumes vertical current distribution while our 
approach ultimately assumes a horizontal distribution. 
According to TEM analyses the real structure and 
therefore the current distribution is more complicated. 
Here we present only the two boundary cases (as 
depicted in Fig. 2). Future research will focus on a 
model with a 2D current distribution for the realized 
structures. The results will be compared also with 
different measurement techniques like Kelvin Cross-
Bridge Resistor (KCBR) [7, 8]. 
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